View MC145557_107677.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document by MC145554/D
PCM Codec-Filter
The MC145554, MC145557, MC145564, and MC145567 are all per channel PCM Codec-Filters. These devices perform the voice digitization and reconstruction as well as the band limiting and smoothing required for PCM systems. They are designed to operate in both synchronous and asynchronous applications and contain an on-chip precision voltage reference. The MC145554 (Mu-Law) and MC145557 (A-Law) are general purpose devices that are offered in 16-pin packages. The MC145564 (Mu-Law) and MC145567 (A-Law), offered in 20-pin packages, add the capability of analog loopback and push-pull power amplifiers with adjustable gain. These devices have an input operational amplifier whose output is the input to the encoder section. The encoder section immediately low-pass filters the analog signal with an active R-C filter to eliminate very-high-frequency noise from being modulated down to the pass band by the switched capacitor filter. From the active R-C filter, the analog signal is converted to a differential signal. From this point, all analog signal processing is done differentially. This allows processing of an analog signal that is twice the amplitude allowed by a single-ended design, which reduces the significance of noise to both the inverted and non-inverted signal paths. Another advantage of this differential design is that noise injected via the power supplies is a common-mode signal that is cancelled when the inverted and non-inverted signals are recombined. This dramatically improves the power supply rejection ratio. After the differential converter, a differential switched capacitor filter band passes the analog signal from 200 Hz to 3400 Hz before the signal is digitized by the differential compressing A/D converter. The decoder accepts PCM data and expands it using a differential D/A converter. The output of the D/A is low-pass filtered at 3400 Hz and sinX/X compensated by a differential switched capacitor filter. The signal is then filtered by an active R-C filter to eliminate the out-of-band energy of the switched capacitor filter. These PCM Codec-Filters accept both long-frame and short-frame industry standard clock formats. They also maintain compatibility with Motorola's family of TSACs and MC3419/MC34120 SLIC products. The MC145554/57/64/67 family of PCM Codec-Filters utilizes CMOS due to its reliable low-power performance and proven capability for complex analog/digital VLSI functions. MC145554/57 (16-Pin Package) * Fully Differential Analog Circuit Design for Lowest Noise * Performance Specified for Extended Temperature Range of - 40 to + 85C * Transmit Band-Pass and Receive Low-Pass Filters On-Chip * Active R-C Pre-Filtering and Post-Filtering * Mu-Law Companding MC145554 * A-Law Companding MC145557 * On-Chip Precision Voltage Reference (2.5 V) * Typical Power Dissipation of 40 mW, Power Down of 1.0 mW at 5 V MC145564/67 (20-Pin Package) -- All of the Features of the MC145554/57 Plus: * Mu-Law Companding MC145564 * A-Law Companding MC145567 * Push-Pull Power Drivers with External Gain Adjust * Analog Loopback
MC145554 MC145557 MC145564 MC145567
L SUFFIX CERAMIC PACKAGE CASE 620 MC145554/57 P SUFFIX PLASTIC DIP CASE 648 MC145554/57 DW SUFFIX SOG PACKAGE CASE 751G MC145554/57
16
1
16 1
16 1
20 1
L SUFFIX CERAMIC PACKAGE CASE 732 MC145564/67
20 1
P SUFFIX PLASTIC DIP CASE 738 MC145564/67 DW SUFFIX SOG PACKAGE CASE 751D MC145564/67
20 1
REV 1 9/95 (Replaces ADI1517)
(c) Motorola, Inc. 1995 MOTOROLA
MC145554*MC145557*MC145564*MC145567 1
PIN ASSIGNMENTS MC145554, MC145557
VBB GNDA VFRO VCC FSR DR BCLKR/ CLKSEL MCLKR/ PDN 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VFXI + VFXI - GSX TSX FSX DX BCLKX MCLKX
MC145564, MC145567
VPO + GNDA VPO - VPI VFRO VCC FSR DR BCLKR/ CLKSEL MCLKR/ PDN 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VBB VFXI + VFXI - GSX ANLB TSX FSX DX BCLKX MCLKX
FUNCTIONAL BLOCK DIAGRAM
MCLKR/ BCLKR/ PDN CLKSEL
GSX
ANLB*
VCC
GNDA VBB
FSX
FSR MCLKX BCLKX
VFXI - VFXI +
- + RC ACTIVE LOW-PASS FILTER 5-POLE SC LOW-PASS FILTER 3-POLE HIGH-PASS AND S/H COMP
INTERNAL SEQUENCING AND CONTROL
TSX
VPO +
*
-1 BAND-GAP VOLTAGE REF - 4 RDAC CDAC 8
SAR REG
TRANSMIT SHIFT REG
DX
VPO -
*
4 +
MUX RECEIVE SHIFT REG
VPI* 8 VFRO RC ACTIVE LOW-PASS FILTER 5-POLE SC LOW-PASS FILTER S/H
RECEIVE LATCH
DR
* MC145564 and MC145567 only.
MC145554*MC145557*MC145564*MC145567 2
MOTOROLA
DEVICE DESCRIPTION
A codec-filter is used for digitizing and reconstructing the human voice. These devices were developed primarily for the telephone network to facilitate voice switching and transmission. Once the voice is digitized, it may be switched by digital switching methods or transmitted long distance (T1, microwave, satellites, etc.) without degradation. The name codec is an acronym from "COder" (for the A/D used to digitize voice) and "DECoder" (for the D/A used for reconstructing voice). A codec is a single device that does both the A/D and D/A conversions. To digitize intelligible voice requires a signal-to-distortion ratio of about 30 dB over a dynamic range of about 40 dB. This can be accomplished with a linear 13-bit A/D and D/A, but will far exceed the required signal-to-distortion ratio at amplitudes greater than 40 dB below the peak amplitude. This excess performance is at the expense of data per sample. Methods of data reduction are implemented by compressing the 13-bit linear scheme to companded 8-bit schemes. There are two companding schemes used: Mu-255 Law specifically in North America, and A-Law specifically in Europe. These companding schemes are accepted world wide. These companding schemes follow a segmented or "piecewise-linear" curve formatted as sign bit, three chord bits, and four step bits. For a given chord, all sixteen of the steps have the same voltage weighting. As the voltage of the analog input increases, the four step bits increment and carry to the three chord bits which increment. When the chord bits increment, the step bits double their voltage weighting. This results in an effective resolution of six bits (sign + chord + four step bits) across a 42 dB dynamic range (seven chords above zero, by 6 dB per chord). Tables 3 and 4 show the linear quantization levels to PCM words for the two companding schemes. In a sampling environment, Nyquist theory says that to properly sample a continuous signal, it must be sampled at a frequency higher than twice the signal's highest frequency component. Voice contains spectral energy above 3 kHz, but its absence is not detrimental to intelligibility. To reduce the digital data rate, which is proportional to the sampling rate, a sample rate of 8 kHz was adopted, consistent with a bandwidth of 3 kHz. This sampling requires a low-pass filter to limit the high frequency energy above 3 kHz from distorting the in-band signal. The telephone line is also subject to 50/60 Hz power line coupling, which must be attenuated from the signal by a high-pass filter before the A/D converter. The D/A process reconstructs a staircase version of the desired in-band signal, which has spectral images of the in- band signal modulated about the sample frequency and its harmonics. These spectral images, called aliasing components, need to be attenuated to obtain the desired signal. The low-pass filter used to attenuate these aliasing components is typically called a reconstruction or smoothing filter. The MC145554/57/64/67 PCM Codec-Filters have the codec, both presampling and reconstruction filters, and a precision voltage reference on-chip, and require no external components. DIGITAL
PIN DESCRIPTION
FSR Receive Frame Sync This is an 8 kHz enable that must be synchronous with BCLK R. Following a rising FS R edge, a serial PCM word at D R is clocked by BCLK R into the receive data register. FS R also initiates a decode on the previous PCM word. In the absence of FS X, the length of the FS R pulse is used to determine whether the I/O conforms to the Short Frame Sync or Long Frame Sync convention. DR Receive Digital Data Input BCLKR/CLKSEL Receive Data Clock and Master Clock Frequency Selector If this input is a clock, it must be between 128 kHz and 4.096 MHz, and synchronous with FSR. In synchronous applications this pin may be held at a constant level; then BCLKX is used as the data clock for both the transmit and receive sides, and this pin selects the assumed frequency of the master clock (see Table 1 in Functional Description). MCLKR/PDN Receive Master Clock and Power-Down Control Because of the shared DAC architecture used on these devices, only one master clock is needed. Whenever FSX is clocking, MCLK X is used to derive all internal clocks, and the MCLK R /PDN pin merely serves as a power-down control. If MCLK R /PDN pin is held low or is clocked (and at least one of the frame syncs is present), the part is powered up. If this pin is held high, the part is powered down. If FS X is absent but FS R is still clocking, the device goes into receive half- channel mode, and MCLK R (if clocking) generates the internal clocks. MCLKX Transmit Master Clock This clock is used to derive the internal sequencing clocks; it must be 1.536 MHz, 1.544 MHz, or 2.048 MHz. BCLKX Transmit Data Clock BCLK X may be any frequency between 128 kHz and 4.096 MHz, but it should be synchronous with MCLKX. DX Transmit Digital Data Output This output is controlled by FS X and BCLKX to output the PCM data word; otherwise this pin is in a high-impedance state. FSX Transmit Frame Sync This is an 8 kHz enable that must be synchronous with BCLK X. A rising FS X edge initiates the transmission of a
MOTOROLA
MC145554*MC145557*MC145564*MC145567 3
serial PCM word, clocked by BCLK X, out of D X. If the FS X pulse is high for more than eight BCLK X periods, the DX and TS X outputs will remain in a low-impedance state until FS X is brought low. The length of the FS X pulse is used to determine whether the transmit and receive digital I/O conforms to the Short Frame Sync or to the Long Frame Sync convention. TSX Transmit Time Slot Indicator This is an open-drain output that goes low whenever the DX output is in a low-impedance state (i.e., during the transmit time slot when the PCM word is being output) for enabling a PCM bus driver. ANLB Analog Loopback Control Input (MC145564/67 Only) When held high, this pin causes the input of the transmit RC active filter to be disconnected from GSX and connected to VPO + for analog loopback testing. This pin is held low in normal operation. ANALOG GSX Gain-Setting Transmit This output of the transmit gain-adjust operational amplifier is internally connected to the encoder section of the device. It must be used in conjunction with VFXI- and VFXI+ to set the transmit gain for a maximum signal amplitude of 2.5 V peak. This output can drive a 600 load to 2.5 V peak. VFXI- Voice-Frequency Transmit Input (Inverting) This is the inverting input of the transmit gain-adjust operational amplifier. VFXI+ Voice-Frequency Transmit Input (Non-Inverting) This is the non-inverting input of the transmit gain-adjust operational amplifier. VFRO Voice-Frequency Receive Output This receive analog output is capable of driving a 600 load to 2.5 V peak. VPI Voltage Power Input (MC145564/67 Only) This is the inverting input to the first receive power amplifier. Both of the receive power amplifiers can be powered down by connecting this input to VBB. VPO- Voltage Power Output (Inverted) (MC145564/67 Only) This inverted output of the receive push-pull power amplifiers can drive 300 to 3.3 V peak.
VPO+ Voltage Power Output (Non-Inverted) (MC145554/67 Only) This non-inverted output of the receive push-pull power amplifier pair can drive 300 to 3.3 V peak. POWER SUPPLY GNDA Analog Ground This terminal is the reference level for all signals, both analog and digital. It is 0 V. VCC Positive Power Supply VCC is typically 5 V. VBB Negative Power Supply VBB is typically - 5 V.
FUNCTIONAL DESCRIPTION
ANALOG INTERFACE AND SIGNAL PATH The transmit portion of these codec-filters includes a low- noise gain setting amplifier capable of driving a 600 load. Its output is fed to a three-pole anti-aliasing pre-filter. This pre-filter incorporates a two-pole Butterworth active low- pass filter, and a single passive pole. This pre-filter is followed by a single ended-to-differential converter that is clocked at 256 kHz. All subsequent analog processing utilizes fully differential circuitry. The next section is a fully-differential, five-pole switched capacitor low-pass filter with a 3.4 kHz passband. After this filter is a 3-pole switched-capacitor high-pass filter having a cutoff frequency of about 200 Hz. This high-pass stage has a transmission zero at dc that eliminates any dc coming from the analog input or from accumulated operational amplifier offsets in the preceding filter stages. The last stage of the high-pass filter is an autozeroed sample and hold amplifier. One bandgap voltage reference generator and digital-to- analog converter (DAC) are shared by the transmit and receive sections. The autozeroed, switched-capacitor bandgap reference generates precise positive and negative reference voltages that are independent of temperature and power supply voltage. A binary-weighted capacitor array (CDAC) forms the chords of the companding structure, while a resistor string (RDAC) implements the linear steps within each chord. The encode process uses the DAC, the voltage reference, and a frame-by-frame autozeroed comparator to implement a successive-approximation conversion algorithm. All of the analog circuitry involved in the data conversion -- the voltage reference, RDAC, CDAC, and comparator -- are implemented with a differential architecture. The receive section includes the DAC described above, a sample and hold amplifier, a five-pole 3400 Hz switched capacitor low-pass filter with sinX/X correction, and a two- pole active smoothing filter to reduce the spectral components of the switched capacitor filter. The output of the smoothing filter is a power amplifier that is capable of driving a 600 load. The MC145564 and MC145567 add a pair of power amplifiers that are connected in a push-pull configuration; two external resistors set the gain of both of the
MC145554*MC145557*MC145564*MC145567 4
MOTOROLA
complementary outputs. The output of the second amplifier may be internally connected to the input of the transmit anti- aliasing filter by bringing the ANLB pin high. The power amplifiers can drive unbalanced 300 loads or a balanced 600 load; they may be powered down independent of the rest of the chip by tying the VPI pin to VBB. MASTER CLOCKS Since the codec-filter design has a single DAC architecture, only one master clock is used. In normal operation (both frame syncs clocking), the MCLKX is used as the master clock, regardless of whether the MCLKR/PDN pin is clocking or low. The same is true if the part is in transmit half-channel mode (FSX clocking, FSR held low). But if the codec-filter is in the receive half-channel mode, with FSR clocking and FSX held low, MCLKR is used for the internal master clock if it is clocking; if MCLKR is low, then MCLKX is still used for the internal master clock. Since only one of the master clocks is used at any given time, they need not be synchronous. The master clock frequency must be 1.536 MHz, 1.544 MHz, or 2.048 MHz. The frequency that the codec- filter expects depends upon whether the part is a Mu-Law or an A-Law part, and on the state of the BCLKR/CLKSEL pin. The allowable options are shown In Table 1. When a level (rather than a clock) is provided for BCLKR/CLKSEL, BCLKX is used as the bit clock for both transmit and receive. Table 1. Master Clock Frequency Determination
Master Clock Frequency Expected BCLKR/CLKSEL Clocked, 1, or Open 0 MC145554/64 1.536 MHz 1.544 MHz 2.048 MHz MC145557/67 2.048 MHz 1.536 MHz 1.544 MHz
remaining seven bits of the PCM word. The D X and TS X outputs return to a high impedance state on the falling edge of the eighth bit clock or the falling edge of FS X, whichever comes later. The receive PCM word is clocked into D R on the eight falling BCLK R edges following an FSR rising edge. For Short Frame Sync operation, the frame sync pulses must be one bit clock period long. On the first BCLK X rising edge after the falling edge of BCLK X has latched FS X high, the DX and TS X outputs are enabled and the sign bit is presented on D X. The next seven rising edges of BCLK X clock out the remaining seven bits of the PCM word; on the eighth BCLK X falling edge, the D X and TS X outputs return to a high impedance state. On the second falling BCLK R edge following an FS R rising edge, the receive sign bit is clocked into D R. The next seven BCLK R falling edges clock in the remaining seven bits of the receive PCM word. Table 2 shows the coding format of the transmit and receive PCM words. HALF-CHANNEL MODES In addition to the normal full-duplex operating mode, these codec-filters can operate in both transmit and receive half- channel modes. Transmit half-channel mode is entered by holding FS R low. The VF R O output goes to analog ground but remains in a low impedance state (to facilitate a hybrid interface); PCM data at D R is ignored. Holding FS X low while clocking FSR puts these devices in the receive half-channel mode. In this state, the transmit input operational amplifier continues to operate, but the rest of the transmit circuitry is disabled; the D X and TS X outputs remain in a high impedance state. MCLK R is used as the internal master clock if it is clocking. If MCLK R is not clocking, then MCLK X is used for the internal master clock, but in that case it should be synchronous with FS R. If BCLK R is not clocking, BCLK X will be used for the receive data, just as in the full-channel operating mode. In receive half-channel mode only, the length of the FS R pulse is used to determine whether Short Frame Sync or Long Frame Sync timing is used at DR. POWER-DOWN Holding both FS X and FS R low causes the part to go into the power-down state. Power-down occurs approximately 2 ms after the last frame sync pulse is received. An alternative way to put these devices in power-down is to hold the MCLK R /PDN pin high. When the chip is powered down, the D X , TS X , and GS X outputs are high impedance, the VF R O, VPO-, and VPO+ operational amplifiers are biased with a trickle current so that their respective outputs remain stable at analog ground. To return the chip to the power-up state, MCLK R/PDN must be low or clocking and at least one of the frame sync pulses must be present. The D X and TS X outputs will remain in a high-impedance state until the second FSX pulse after power-up.
FRAME SYNCS AND DIGITAL I/O These codec-filters can accommodate both of the industry standard timing formats. The Long Frame Sync mode is used by Motorola's MC145500 family of codec-filters and the UDLT family of digital loop transceivers. The Short Frame Sync mode is compatible with the IDL (Interchip Digital Link) serial format used in Motorola's ISDN family and by other companies in their telecommunication devices. These codec-filters use the length of the transmit frame sync (FSX) to determine the timing format for both transmit and receive unless the part is operating in the receive half-channel mode. In the Long Frame Sync mode, the frame sync pulses must be at least three bit clock periods long. The D X and TS X outputs are enabled by the logical ANDing of FS X and BCLK X; when both are high, the sign bit appears at the D X output. The next seven rising edges of BCLK X clock out the
Table 2. PCM Data Format
Mu-Law (MC145554/64) Level + Full Scale + Zero - Zero - Full Scale Sign Bit 1 1 0 0 Chord Bits 000 111 111 000 Step Bits 0000 1111 1111 0000 Sign Bit 1 1 0 0 A-Law (MC145557/67) Chord Bits 010 101 101 010 Step Bits 1010 0101 0101 1010
MOTOROLA
MC145554*MC145557*MC145564*MC145567 5
MAXIMUM RATINGS (Voltage Referenced to GNDA)
Rating DC Supply Voltage VCC to VBB VCC to GNDA VBB to GNDA Symbol Value - 0.5 to + 13 - 0.3 to + 7.0 - 7.0 to + 0.3 VBB - 0.3 to VCC + 0.3 GNDA - 0.3 to VCC + 0.3 TA Tstg - 40 to + 85 - 85 to + 150 Unit V This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS (Vin or Vout) VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., VBB, GNDA, or VCC).
Voltage on Any Analog Input or Output Pin Voltage on Any Digital Input or Output Pin Operating Temperature Range Storage Temperature Range
V V C C
POWER SUPPLY (TA = - 40 to + 85C)
Characteristic DC Supply Voltage Active Power Dissipation (No Load) VCC VBB MC145554/57 MC145564/67 MC145564/67, VPI = VBB MC145554/57 MC145564/67 MC145564/67, VPI = VBB Min 4.75 - 4.75 -- -- -- -- -- -- Typ 5.0 - 5.0 40 45 40 1.0 2.0 1.0 Max 5.25 - 5.25 60 70 60 3.0 5.0 3.0 Unit V mW
Power-Down Dissipation (No Load)
mW
DIGITAL LEVELS (VCC = 5 V 5%, VBB = - 5 V 5%, GNDA = 0 V, TA = - 40 to + 85C)
Characteristic Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Input Low Current Input High Current Output Current in High Impedance State DX or TSX, IOL = 3.2 mA DX, IOH = - 3.2 mA IOH = - 1.6 mA GNDA Vin VCC GNDA Vin VCC GNDA DX VCC Symbol VIL VIH VOL VOH IIL IIH IOZ Min -- 2.2 -- 2.4 VCC - 0.5 - 10 - 10 - 10 Max 0.6 -- 0.4 -- -- + 10 + 10 + 10 Unit V V V V A A A
MC145554*MC145557*MC145564*MC145567 6
MOTOROLA
ANALOG ELECTRICAL CHARACTERISTICS
(VCC = + 5 V 5%, VBB = - 5 V 5%, VFXI - Connected to GSX, TA = - 40 to + 85C) Characteristic Input Current (- 2.5 Vin + 2.5 V) AC Input Impedance to GNDA (1 kHz) Input Capacitance Input Offset Voltage of GSX Op Amp Input Common Mode Voltage Range Input Common Mode Rejection Ratio Unity Gain Bandwidth of GSX Op Amp (Rload 10 k) DC Open Loop Gain of GSX Op Amp (Rload 10 k) Equivalent Input Noise (C-Message) Between VFXI+ and VFXI- at GSX Output Load Capacitance for GSX Op Amp Output Voltage Range for GSX Output Current (- 2.8 V Vout + 2.8 V) Output Impedance VFRO (0 to 3.4 kHz) Output Load Capacitance for VFRO VFRO Output DC Offset Voltage Referenced to GNDA Transmit Power Supply Rejection Receive Power Supply Rejection Positive, 0 to 100 kHz, C-Message Negative, 0 to 100 kHz, C-Message Positive, 0 to 100 kHz, C-Message Positive, 4 kHz to 25 kHz Positive, 25 kHz to 50 kHz Negative, 0 to 100 kHz, C-Message Negative, 4 kHz to 25 kHz Negative, 25 kHz to 50 kHz Rload = 10 k to GNDA Rload = 600 to GNDA GSX, VFRO VFXI +, VFXI - VFXI +, VFXI - VFXI +, VFXI - VFXI +, VFXI - VFXI +, VFXI - VFXI +, VFXI - Min -- 10 -- -- - 2.5 -- -- 75 -- 0 - 3.5 - 2.8 5.0 -- 0 -- 45 45 50 50 43 50 45 38 Typ 0.05 20 -- -- -- 65 1000 -- - 20 -- -- -- -- 1 -- -- -- -- -- -- -- -- -- -- 0.05 10 -- 1 400 -- -1 -- -- -- -- -- -- Max 0.2 -- 10 25 2.5 -- -- -- -- 100 + 3.5 + 2.8 -- -- 500 100 -- -- -- -- -- -- -- -- 0.5 -- 50 -- -- 1000 -- -- -- -- -- -- -- Unit A M pF mV V dB kHz dB dBrnC0 pF V mA pF mV dBC dBC dB dB dBC dB dB A M mV kHz pF V/V Vrms
MC145564/67 Power Drivers Input Current (- 1 V VPI + 1 V) Input Resistance (- 1 V VPI + 1 V) Input Offset Voltage (VPI Connected to VPO-) Output Resistance, Inverted Unity Gain Unity Gain Bandwidth, Open Loop Load Capacitance ( Rload 300 ) VPI VPI VPI VPO+ or VPO- VPO- VPO+ or VPO- to GNDA -- 5 -- -- -- 0 -- 3.3 3.5 4.0 55 35 50
Gain from VPO- to VPO+ (Rload = 300 , VPO+ to GNDA Level at VPO- = 1.77 Vrms, +3 dBm0) Maximum 0 dBm0 Level for Better than 0.1 dB Linearity Over the Range - 10 dBm0 to + 3 dBm0 (For Rload between VPO+ and VPO-) Power Supply Rejection of VCC or VBB (VPO- Connected to VPI) VPO + or VPO - to GNDA Rload = 600 Rload = 1200 Rload = 10 k 0 to 4 kHz 4 to 50 kHz
dB dB
Differential Power Supply Rejection of VCC or VBB (VPO- Connected to VPI) VPO+ to VPO-, 0 to 50 kHz
MOTOROLA
MC145554*MC145557*MC145564*MC145567 7
ANALOG TRANSMISSION PERFORMANCE
(VCC = + 5 V 5%, VBB = - 5 V 5%, GNDA = 0 V, 0 dBm0 = 1.2276 Vrms = + 4 dBm @ 600 , FSX = FSR = 8 kHz, BCLKX = MCLKX = 2.048 MHz Synchronous Operation, VFXI - Connected to GSX, TA = - 40 to + 85C Unless Otherwise Noted) End-to-End Characteristic Absolute Gain (0 dBm0 @ 1.02 kHz, TA = 25C, VCC = 5 V, VBB = - 5 V) Absolute Gain Variation with Temperature 0 to 70C - 40 to + 85C Min -- -- -- -- - 0.4 - 0.8 - 1.6 -- -- -- 33 35 29 24 15 27.5 35 33.1 28.2 13.2 -- -- 15 Hz 50 Hz 60 Hz 200 Hz 300 to 3000 Hz 3300 Hz 3400 Hz 4000 Hz 4600 Hz 300 to 3000 Hz -- -- -- -- - 0.3 - 0.70 - 1.6 -- -- -- Max -- -- -- -- + 0.4 + 0.8 + 1.6 -- -- -- -- -- -- -- -- -- -- -- -- -- 15 - 70 - 40 - 30 - 26 -- 0.3 + 0.3 0 - 28 - 60 - 48 Min - 0.25 -- -- -- - 0.2 - 0.4 - 0.8 - 0.25 - 0.30 - 0.45 33 36 30 25 15 28 35.5 33.5 28.5 13.5 -- -- -- -- -- - 1.0 - 0.15 - 0.35 - 0.8 -- -- -- A/D Max - 0.25 0.03 0.06 0.02 + 0.2 + 0.4 + 0.8 + 0.25 + 0.30 + 0.45 -- -- -- -- -- -- -- -- -- -- 15 - 70 - 40 - 30 - 26 - 0.4 + 0.15 + 0.15 0 - 14 - 32 - 48 Min - 0.25 -- -- -- - 0.2 - 0.4 - 0.8 - 0.25 - 0.30 - 0.45 33 36 30 25 15 28.5 36 34.2 30 15 -- -- - 0.15 - 0.15 - 0.15 - 0.15 - 0.15 - 0.35 - 0.8 -- -- -- D/A Max + 0.25 0.03 0.06 0.02 + 0.2 + 0.4 + 0.8 + 0.25 + 0.30 + 0.45 -- -- -- -- -- -- -- -- -- -- 7 - 83 0 0 0 0 + 0.15 + 0.15 0 - 14 - 30 - 48 Unit dB dB dB dB
Absolute Gain Variation with Power Supply (VCC = 5 V, 5%, VBB = - 5 V, 5%) Gain vs Level Tone (Relative to - 10 dBm0, 1.02 kHz) + 3 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0 - 10 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0 + 3 dBm0 0 to - 30 dBm0 - 40 dBm0 - 45 dBm0 - 55 dBm0 - 3 dBm0 - 6 to - 27 dBm0 - 34 dBm0 - 40 dBm0 - 55 dBm0
Gain vs Level Pseudo Noise CCITT G.712 (MC145557/67 A-Law Relative to - 10 dBm0) Total Distortion, 1.02 kHz Tone (C-Message)
dB
dBC
Total Distortion With Pseudo Noise CCITT G.714 (MC145557/67 A-Law)
dB
Idle Channel Noise (For End-End and A/D, Note 1) (MC145554/64 Mu-Law, C-Message Weighted) (MC145557/67 A-Law, Psophometric Weighted) Frequency Response (Relative to 1.02 kHz @ 0 dBm0)
dBrnC0 dBm0p dB
In-Band Spurious (1.02 kHz @ 0 dBm0, Transmit and Receive)
dBm0 dB
Out-of-Band Spurious at VFRO (300 - 3400 Hz @ 0 dBm0 In) 4600 to 7600 Hz 7600 to 8400 Hz 8400 to 100,000 Hz Idle Channel Noise Selective (8 kHz, Input = GNDA, 30 Hz Bandwidth) Absolute Delay (1600 Hz) Group Delay Referenced to 1600 Hz 500 to 600 Hz 600 to 800 Hz 800 to 1000 Hz 1000 to 1600 Hz 1600 to 2600 Hz 2600 to 2800 Hz 2800 to 3000 Hz
-- -- -- -- -- -- -- -- -- -- -- -- -- --
- 30 - 40 - 30 - 70 -- -- -- -- -- -- -- -- -- - 41
-- -- -- -- -- -- -- -- -- -- -- -- -- --
-- -- -- -- 315 220 145 75 40 75 105 155 - 75 - 41
-- -- -- -- -- - 40 - 40 - 40 - 30 -- -- -- -- --
- 30 - 40 - 30 - 70 215 -- -- -- -- 90 125 175 - 75 - 41 dBm0 s s
Crosstalk of 1020 Hz @ 0 dBm0 from A/D or D/A (Note 2) Intermodulation Distortion of Two Frequencies of Amplitudes - 4 to - 21 dBm0 from the Range 300 to 3400 Hz
dB dB
NOTES: 1. Extrapolated from a 1020 Hz @ - 50 dBm0 distortion measurement to correct for encoder enhancement. 2. Selectively measured while the A/D is stimulated with 2667 Hz @ - 50 dBm0.
MC145554*MC145557*MC145564*MC145567 8
MOTOROLA
DIGITAL SWITCHING CHARACTERISTICS
(VCC = 5 V 5%, VBB = - 5 V 5%, GNDA = 0 V, All Signals Referenced to GNDA; TA = - 40 to + 85C, Cload = 150 pF Unless Otherwise Noted) Characteristic Master Clock Frequency MCLKX or MCLKR Symbol fM Min -- -- -- 100 50 50 -- -- 128 50 20 20 80 20 20 50 20 0 50 50 50 50 Typ 1.536 1.544 2.048 -- -- -- -- -- -- -- -- -- -- 60 50 70 60 -- -- -- -- -- Max -- -- -- -- -- -- 50 50 4096 -- -- -- -- 140 140 140 140 -- -- -- -- -- Unit MHz
Minimum Pulse Width High or Low Minimum Pulse Width High or Low Minimum Pulse WIdth Low Rise Time for all Digital Signals Fall Time for all Digital Signals Bit Clock Data Rate Setup Time from BCLKX Low to MCLKR High Setup Time from MCLKX High to BCLKX Low
MCLKX or MCLKR BCLKX or BCLKR FSX or FSR
tw(M) tw(B) tw(FL) tr tf
ns ns ns ns ns kHz ns ns ns ns ns ns ns ns ns ns ns ns ns
BCLKX or BCLKR
fB tsu(BRM) tsu(MFB) th(BF) tsu(FB) td(BD) td(BTS) td(ZC) td(ZF) tsu(DB) th(BD) tsu(F) th(F) th(BFI)
Hold Time from BCLKX (BCLKR) Low to FSX (FSR) High Setup Time for FSX (FSR) High to BCLKX (BCLKR) Low for Long Frame Delay Time from BCLKX High to DX Data Valid Delay Time from BCLKX High to TSX Low Delay Time from the 8th BCLKX Low of FSX Low to DX Output Disabled Delay Time to Valid Data from FSX or BCLKX, Whichever is Later Setup Time from DR Valid to BCLKX Low Hold Time from BCLKR Low to DR Invalid Setup Time from FSX (FSR) High to BCLKX (BCLKR) Low in Short Frame Hold Time from BCLKX (BCLKR) Low to FSX (FSR) Low in Short Frame Hold Time from 2nd Period of BCLKX (BCLKR) Low to FSX (FSR) Low in Long Frame
MOTOROLA
MC145554*MC145557*MC145564*MC145567 9
TSX td(BTS) MCLKX MCLKR tsu(MFB) tsu(BRM) BCLKX th(BF) tsu(F) FSX td(BD) DX MSB CH1 CH2 CH3 ST1 ST2 ST3 LSB td(ZC) th(F) 1 2 3 4 5 6 tw(B) tw(B) 7 8 9 tw(M) tw(M) td(ZC)
BCLKR th(BF) tsu(F) FSR
1 th(F)
2
3
4
5
6
7
8
9
th(BD) tsu(DB) DR MSB CH1 CH2 CH3 ST1 ST2 ST3 LSB th(BD)
Figure 1. Short Frame Sync Timing
MC145554*MC145557*MC145564*MC145567 10
MOTOROLA
MCLKX MCLKR tsu(MFB) tsu(BRM) BCLKX 1 2 tsu(FB) th(BF) FSX td(ZF) td(ZF) DX MSB CH1 CH2 CH3 ST1 ST2 ST3 LSB td(BD) td(ZC) td(ZC) 3 th(BFI) 4 5 6 7 8 9
BCLKR th(BF)
1
2
3 th(BFI)
4
5
6
7
8
9
tsu(FB) FSR th(BD) tsu(DB) DR MSB CH1 CH2 CH3 ST1 ST2 ST3 LSB th(BD)
Figure 2. Long Frame Sync Timing
MOTOROLA
MC145554*MC145557*MC145564*MC145567 11
-5V ANALOG OUT +5V
1 2 3
VBB GNDA
VFRO 4 VCC MC145554/57 5 FSR 6 DR 7 BCLKR/ CLKSEL 8 MCLKR/ PDN
15 VFXI - 14 GSX 13 TSX 12 FSX 11 DX 10 BCLKX 9 MCLKX
VFXI +
16 ANALOG IN TX TIME SLOT
8 kHz 1 2 3 1.544 MHz/ 2.048 MHz ADCPM IN POWER-DOWN 4 5 6 7 MODE DDO DDE DDC DDI DIE MC145532 VDD EDO EOE EDC 16 15 14 13 +5V ADPCM OUT
PD/RESET 8V SS
12 EDI 11 EIE 10 SPC 9 ADP
20.48 MHz
Figure 3. ADPCM Transcoder Application
MC145554*MC145557*MC145564*MC145567 12
MOTOROLA
20 19 18
1N4002 1N4002 - 48 V 0.01 F 50 V TIP RING
MJD253
15 VDD VCC EP PDI/ST2 12 13 ST1 BP 14 VDG
MC33120
+5V HOOK STATUS/ FAULT INDICATION 5 F, 16 V
+
100 1/4 W
VAG 1k 17 CP TSI RSI CN RFO RXI
9 MC145554/7 10 4.7 k 8 1 F 48.5 k 20.6 k 47.4 k VCC 3 VFRO FSX FSR 4
+5V
9.1 k 16 9.1 k 1k 100 1/4 W 5 4
12 5
8 kHz SYNC DATA CLOCK MC145554 = 1.544 MHZ MC145557 = 2.048 MHz TO PCM HWY
0.01 F 50 V 1N4002 1N4002
TXO MJD243 3 2 - 48 V 1 BN EN VEE CF VQB
11 7 300 6 + 20 + 1.0 F, 50 V 10 k
1 F
15 14 49.0 k 16 2
10 BCLKX 7 BCLKR 8 MCLKR 9 MCLKX 11 DX VFXI- 6 DR GSX 13 VFXI+ TSX 1 GNDA VBB -5V
10 F, 50 V
NOTE: Six resistors and two capacitors on the two-wire side can be 5% tolerance.
Figure 4. A Complete Single Party Channel Unit Using MC145554/57 PCM Codec-Filter and MC33120 SLIC
MOTOROLA
MC145554*MC145557*MC145564*MC145567 13
+5V 17 33 k +5V S INTERFACE 7 7 +5V 7 +5V 7 20 2 21
"S" TRANSCEIVER MC145474P VDD ISET TX+ TE/NT SYNC CLK RX TX TX- DREQ DGRT 4 8 9 10 11 7 5
+5V +5V
1 k
1 k +5V 1 k 1 k
2
RX+
SEL CLK RX
15 14 13 12
3 6
RX- VSS XTAL
TX IRQ RESET EXTAL
19 30 pF 15.36 MHz 30 pF
HANDSET RJ-1 1 + RCVR (WHITE)
500 +5V 500 10 k
MC145554P 3 VFRO
+5V
+ MIC (RED) - RCVR (WHITE) - MIC (BLK)
15 14 16 2
VFXI- GSX VFXI+ GNDA
0.1 F
4 VCC 12, 5 FSX, FSR 10, 7, 8, 9 MCLK, BCLK 11 DX 6 DR 13 TSX 1 VBB -5V
CODEC-FILTER
LAP-D/LAP-B CONTROLLER MC145488 52, 2, 9 D0 10 VDD D1 11 D2 12 60, 44 SYNC 0, 1 D3 13 59, 45 CLK 0, 1 D4 14 55, 49 D5 15 TX 0, 1 D6 16 56, 48 RX 0, 1 D7 17 47 DREQ 1 D8 18 46 D9 19 DGNT 1 D10 20 50 SCPE 1 D11 22 D12 23 53 SCPE 0 D13 24 57 SCP CLK D14 25 54 D15 26 MPU SCP TXD A1 8 58 BUS SCP RXD A2 7 A3 6 A4 5 A5 4 A6 3 A7 1 A8 68 A9 67 A10 66 A11 65 A12 64 A13 63 A14 62 A15 61 OWN0 42 OWN1 43 MCLK 27 CS 28 R/W 29 AS 30 LDS 31 UDS 32 RST 33 IACK 34 IRQ 36 DTACK 37 BERR 38 BR 39 51, 36, 21 VSS BG 40 BGACK 41
Figure 5. ISDN Voice/Data Terminal
MC145554*MC145557*MC145564*MC145567 14
MOTOROLA
Table 3. Mu-Law Encode-Decode Characteristics
Normalized Encode Decision Levels 8159 1 7903 ... ... 8 16 256 4319 1 4063 ... ... 7 16 128 2143 1 2015 ... ... 6 16 64 1055 1 991 ... ... 5 16 32 511 1 479 ... ... 4 16 16 239 1 223 ... ... 3 16 8 103 1 95 ... ... 2 16 4 35 1 31 ... ... 1 15 2 3 1 1 1 1 0 NOTES: 1. Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values. 2. Digital code includes inversion of all magnitude bits. 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 2 ... 1 1 0 1 1 1 1 33 ... 1 0 1 1 1 1 1 99 ... 1 0 0 1 1 1 1 231 ... 0 1 1 1 1 1 1 495 ... 0 1 0 1 1 1 1 1023 ... 0 0 1 1 1 1 1 2079 ... 0 0 0 1 1 1 1 4191 ... 0 0 0 0 0 0 0 8031 Digital Code 1 Sign 2 Chord 3 Chord 4 Chord 5 Step 6 Step 7 Step 8 Step Normalized Decode Levels
Chord Number
Number of Steps
Step Size
MOTOROLA
MC145554*MC145557*MC145564*MC145567 15
Table 4. A-Law Encode-Decode Characteristics
Normalized Encode Decision Levels 4096 1 3968 ... ... 7 16 128 2176 1 2048 ... ... 6 16 64 1088 1 1024 ... ... 5 16 32 544 1 512 ... ... 4 16 16 272 1 256 ... ... 3 16 8 136 1 128 ... ... 2 16 4 68 1 64 ... ... 1 32 2 2 1 0 NOTES: 1. Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values. 2. Digital code includes alternate bit inversion, as specified by CCITT. 1 0 1 0 1 0 1 1 ... 1 1 1 0 1 0 1 66 ... 1 1 0 0 1 0 1 132 ... 0 0 1 0 1 0 1 264 ... 0 0 0 0 1 0 1 528 ... 0 1 1 0 1 0 1 1056 ... 0 1 0 0 1 0 1 2112 ... 0 1 0 1 0 1 0 4032 Digital Code 1 Sign 2 Chord 3 Chord 4 Chord 5 Step 6 Step 7 Step 8 Step Normalized Decode Levels
Chord Number
Number of Steps
Step Size
MC145554*MC145557*MC145564*MC145567 16
MOTOROLA
PACKAGE DIMENSIONS
L SUFFIX CERAMIC PACKAGE CASE 620-09 (MC145554/57) -A16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY. INCHES MIN MAX 0.750 0.770 0.240 0.290 -- 0.165 0.015 0.021 0.050 BSC 0.055 0.070 0.100 BSC 0.009 0.011 -- 0.200 0.300 BSC 0 15 0.015 0.035 MILLIMETERS MIN MAX 19.05 19.55 7.36 6.10 4.19 -- 0.53 0.39 1.27 BSC 1.77 1.40 2.54 BSC 0.27 0.23 5.08 -- 7.62 BSC 15 0 0.39 0.88
-B1 8
C
L
-TSEATING PLANE
K E F G D 16 PL 0.25 (0.010)
M
N
M J 16 PL 0.25 (0.010)
M
TB
S
DIM A B C D E F G J K L M N
TA
S
P SUFFIX PLASTIC DIP CASE 648-08 (MC145554/57) -A-
16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. DIM A B C D F G H J K L M S INCHES MIN MAX 0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0_ 10 _ 0.020 0.040 MILLIMETERS MIN MAX 18.80 19.55 6.35 6.85 3.69 4.44 0.39 0.53 1.02 1.77 2.54 BSC 1.27 BSC 0.21 0.38 2.80 3.30 7.50 7.74 0_ 10 _ 0.51 1.01
B
1 8
F S
C
L
-T- H G D
16 PL
SEATING PLANE
K
J TA
M
M
0.25 (0.010)
M
MOTOROLA
MC145554*MC145557*MC145564*MC145567 17
DW SUFFIX SOG PACKAGE CASE 751G-02 (MC145554/57) -A-
16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS MIN MAX 10.15 10.45 7.40 7.60 2.35 2.65 0.35 0.49 0.50 0.90 1.27 BSC 0.25 0.32 0.10 0.25 0_ 7_ 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.400 0.411 0.292 0.299 0.093 0.104 0.014 0.019 0.020 0.035 0.050 BSC 0.010 0.012 0.004 0.009 0_ 7_ 0.395 0.415 0.010 0.029
-B-
1 8
8X
P 0.010 (0.25)
M
B
M
16X
D
M
J TA
S
0.010 (0.25)
B
S
F R X 45 _ C -T-
14X DIM A B C D F G J K M P R
G
K
SEATING PLANE
M
L SUFFIX CERAMIC PACKAGE CASE 732-03 (MC145564/67)
NOTES: 1. LEADS WITHIN 0.25 (0.010) DIAMETER, TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSIONS A AND B INCLUDE MENISCUS.
20 1
11 10
B A F C L
DIM A B C D F G H J K L M N
N H D
SEATING PLANE
G
K
J M
MILLIMETERS MIN MAX 23.88 25.15 6.60 7.49 3.81 5.08 0.38 0.56 1.40 1.65 2.54 BSC 0.51 1.27 0.20 0.30 3.18 4.06 7.62 BSC 0_ 15 _ 0.25 1.02
INCHES MIN MAX 0.940 0.990 0.260 0.295 0.150 0.200 0.015 0.022 0.055 0.065 0.100 BSC 0.020 0.050 0.008 0.012 0.125 0.160 0.300 BSC 0_ 15_ 0.010 0.040
MC145554*MC145557*MC145564*MC145567 18
MOTOROLA
P SUFFIX PLASTIC DIP CASE 738-03 (MC145564/67) -A20 11 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. DIM A B C D E F G J K L M N INCHES MIN MAX 1.010 1.070 0.240 0.260 0.150 0.180 0.015 0.022 0.050 BSC 0.050 0.070 0.100 BSC 0.008 0.015 0.110 0.140 0.300 BSC 15 0 0.020 0.040 MILLIMETERS MIN MAX 25.66 27.17 6.10 6.60 3.81 4.57 0.39 0.55 1.27 BSC 1.27 1.77 2.54 BSC 0.21 0.38 2.80 3.55 7.62 BSC 0 15 1.01 0.51
B
1 10
C
L
-TSEATING PLANE
K M E G F D 20 PL 0.25 (0.010)
M
N J 20 PL 0.25 (0.010) TA
M
M
TB
M
DW SUFFIX SOG PACKAGE CASE 751D-04 (MC145564/67) -A-
20 11 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 12.65 12.95 7.40 7.60 2.35 2.65 0.35 0.49 0.50 0.90 1.27 BSC 0.25 0.32 0.10 0.25 0_ 7_ 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.499 0.510 0.292 0.299 0.093 0.104 0.014 0.019 0.020 0.035 0.050 BSC 0.010 0.012 0.004 0.009 0_ 7_ 0.395 0.415 0.010 0.029
-B-
1 10
10X
P 0.010 (0.25)
M
B
M
20X
D
M
0.010 (0.25)
TA
S
B
J
S
F R C -T-
18X SEATING PLANE X 45 _
G
K
M
MOTOROLA
MC145554*MC145557*MC145564*MC145567 19
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com
JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298
MC145554*MC145557*MC145564*MC145567 20
*MC145554/D*
MC145554/D MOTOROLA

▲Up To Search▲

Price & Availability of MC145557

	To Download MC145557 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .